











TMP100, TMP101

SBOS231H - JANUARY 2002-REVISED MARCH 2015

# TMP100 and TMP101 Temperature Sensor With I<sup>2</sup>C and SMBus Interface With Alert **Function in SOT-23 Package**

#### **Features**

- Digital Output: SMBus<sup>™</sup> Two-Wire<sup>™</sup>, and I<sup>2</sup>C Interface Compatibility
- Resolution: 9 to 12 Bits, User-Selectable
- Accuracy:
  - ±1°C (Typical) from –55°C to +125°C
  - ±2°C (Maximum) from –55°C to +125°C
- Low Quiescent Current: 45-µA, 0.1-µA Standby
- Wide Supply Range: 2.7 V to 5.5 V
- TMP100 Features Two Address Pins
- TMP101 Features One Address Pin and an **ALERT Pin**
- 6-Pin SOT-23 Package

## **Applications**

- Power-Supply Temperature Monitoring
- Computer Peripheral Thermal Protection
- **Notebook Computers**
- Cell Phones
- **Battery Management**
- Office Machines
- Thermostat Controls
- **Environmental Monitoring and HVAC**
- Electromechanical Device Temperature

## 3 Description

The TMP100 and TMP101 devices temperature sensors ideal for NTC and PTC thermistor replacement. The devices offer a typical accuracy of ±1°C without requiring calibration or signal conditioning. component temperature sensors are highly linear and do not require complex calculations or look-up tables to derive the temperature. The on-chip 12-bit ADC offers resolutions down to 0.0625°C. The devices are available in 6-Pin SOT-23 Package.

The TMP100 and TMP101 devices feature SMBus, Two-Wire, and I<sup>2</sup>C interface compatibility. The TMP100 device allows up to eight devices on one bus. The TMP101 device offers SMBus Alert function with up to three devices per bus.

The TMP100 and TMP101 devices are ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications.


The TMP100 and TMP101 devices are specified for operation over a temperature range of -55°C to +125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMP100	SOT-23 (6)	9.00 mm × 8.00 mm
TMP101	SOT-23 (6)	9.00 mm × 8.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





## **Table of Contents**

1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	
3	Description 1		7.5 Programming	14
4	Revision History2	8	Application and Implementation	19
5	Pin Configuration and Functions3		8.1 Application Information	19
6	Specifications4		8.2 Typical Application	19
•	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	2 <sup>.</sup>
	6.2 ESD Ratings	10	Layout	2 <sup>2</sup>
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	2 <sup>2</sup>
	6.4 Thermal Information		10.2 Layout Example	2º
	6.5 Electrical Characteristics5	11	Device and Documentation Support	23
	6.6 Timing Requirements		11.1 Related Links	23
	6.7 Typical Characteristics		11.2 Trademarks	23
7	Detailed Description 8		11.3 Electrostatic Discharge Caution	2
	7.1 Overview 8		11.4 Glossary	23
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	2

## 4 Revision History


#### Changes from Revision G (November 2007) to Revision H


**Page** 

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and 



# 5 Pin Configuration and Functions





#### **Pin Functions**

	PIN		1/0	DESCRIPTION			
NAME	TMP100	TMP101	1/0	DESCRIPTION			
ADD0	5	5	I	Address select. Connect to GND, V+ or leave it floating.			
ADD1	3	_	I	Address select. Connect to GND, V+ or leave it floating.			
ALERT	_	3	0	Overtemperature alert. Open-drain output; requires a pullup resistor.			
GND	2	2	_	Ground			
SCL	1	1	I	Serial clock. Open-drain output; requires a pullup resistor.			
SDA	6	6	I/O	Serial data. Open-drain output; requires a pullup resistor.			
V+	4	4	I	Supply voltage, 2.7 to 5.5 V.			



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Power supply, V+		7.5	V
Input voltage <sup>(2)</sup>	-0.5	7.5	V
Operating temperature	-55	125	ů
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
, Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	\/	
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±200	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage	2.7	5.5	V
Operating free-air temperature, T <sub>A</sub>	<b>-</b> 55	125	°C

## 6.4 Thermal Information

		TMP100, TMP101	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.9	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	115	
$R_{\theta JB}$	Junction-to-board thermal resistance	30.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.1	
$\Psi_{JB}$	Junction-to-board characterization parameter	29.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Input voltage rating applies to all TMP100 and TMP101 input voltages.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

At  $T_A = -55$ °C to 125°C, and V+ = 2.7 V to 5.5 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TEMPE	RATURE INPUT						
	Range		-55		125	°C	
		-25°C to 85°C		±0.5	±2		
	Accuracy (Temperature Error)	-55°C to 125°C		±1	±2	°C	
	Accuracy (Temperature Error) vs supply			0.2	±0.5	°C/V	
	Resolution	Selectable		0.0625		°C	
DIGITA	L INPUT/OUTPUT		"				
	Input Capacitance			3		pF	
V <sub>IH</sub>	High-level input logic		0.7(V+)		6	V	
V <sub>IL</sub>	Low-level input logic		-0.5		0.3(V+)	V	
I <sub>IN</sub>	Input Current	0 V ≤ V <sub>IN</sub> ≤ 6 V			1	μA	
V <sub>OL</sub>	Low-level output logic SDA	I <sub>OL</sub> = 3 mA	0	0.15	0.4	V	
V <sub>OL</sub>	Low-level output logic ALERT	I <sub>OL</sub> = 4 mA	0	0.15	0.4	V	
	Resolution	Selectable		9 to 12		Bits	
		9-Bit		40	75	ms	
	Conversion Time	10-Bit		80	150		
		11-Bit		160	300		
		12-Bit		320	600		
		9-Bit		25			
		10-Bit		12			
	Conversion Rate	11-Bit		6		s/s	
		12-Bit		3			
POWER	R SUPPLY		1		<u> </u>		
Operati	ng Range		2.7		5.5	V	
		Serial Bus Inactive		45	75		
lα	Quiescent Current	Serial Bus Active, SCL Frequency = 400 kHz		70		μΑ	
		Serial Bus Active, SCL Frequency = 3.4 MHz		150			
		Serial Bus Inactive		0.1	13		
I <sub>SD</sub>	Shutdown Current	Serial Bus Active, SCL Frequency = 400 kHz		20		μΑ	
		Serial Bus Active, SCL Frequency = 3.4 MHz		100		r	
TEMPE	RATURE RANGE		1				
	Specified Range		-55		125	°C	
	Storage Range		-60		150	°C	

Copyright © 2002–2015, Texas Instruments Incorporated



## 6.6 Timing Requirements

	PARAMETER	FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
f <sub>(SCL)</sub>	SCL Operating Frequency		0.4		2	MHz
t <sub>(BUF)</sub>	Bus Free Time Between STOP and START Condition	1300		160		ns
t <sub>(HDSTA)</sub>	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
t <sub>(SUSTA)</sub>	Repeated START Condition Setup Time	600		160		ns
t <sub>(SUSTO)</sub>	STOP Condition Setup Time	600		160		ns
t <sub>(HDDAT)</sub>	Data Hold Time	20	900	20	170	ns
t <sub>(SUDAT)</sub>	Data Setup Time	100		20		ns
t <sub>(LOW)</sub>	SCL Clock LOW Period	1300		360		ns
t <sub>(HIGH)</sub>	SCL Clock HIGH Period	600		60		ns
$t_{RC}$ and $t_{FC}$	Clock Rise and Fall Time		300		40	ns
$t_{RD}$ and $t_{FD}$	Data Rise and Fall Time		300		170	ns

400

350

300

250

V+ = 5 V

V+ = 2.7 V

0


-60 -40 -20

Conversion Time (ms)



## 6.7 Typical Characteristics

At  $T_A = 25$ °C and V+ = 5 V, unless otherwise noted.







Figure 1. Quiescent Current vs Temperature






Figure 2. Shutdown Current vs Temperature





Figure 3. Conversion Time vs Temperature

Temperature (°C)






Figure 5. Quiescent Current With Bus Activity vs Temperature




## 7 Detailed Description

#### 7.1 Overview

The TMP100 and TMP101 devices are digital temperature sensors optimal for thermal management and thermal protection applications. The TMP100 and TMP101 devices are Two-Wire, SMBus, and I<sup>2</sup>C interface-compatible. These devices are specified over a operating temperature range of −55°C to +125°C. The *Functional Block Diagram* shows the internal block diagrams of TMP100 and TMP101 devices.

The temperature sensor in TMP100 and TMP101 devices is the chip itself. Thermal paths run through the package leads as well as the plastic package. The package leads provide the primary thermal path because of the lower thermal resistance of the metal. The GND pin of the TMP100 or TMP101 is directly connected to the metal lead frame, and is the best choice for thermal input.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Digital Temperature Output

The digital output from each temperature measurement conversion is stored in the read-only Temperature Register. The Temperature Register of the TMP100 or TMP101 device is a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in and . The first 12 bits are used to indicate temperature with all the remaining bits equal to zero. The data format for temperature is listed in Table 1. Negative numbers are represented in binary twos complement format. Following power up or reset, the temperature register reads 0°C until the first conversion is complete.

The user can obtain 9, 10, 11, or 12 bits of resolution by addressing the Configuration Register and setting the resolution bits accordingly. For 9-, 10-, or 11-bit resolution, the most significant bits (MSBs) in the Temperature Register are used with the unused least significant bits (LSBs) set to zero.



**Table 1. Temperature Data Format** 

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
<b>-</b> 55	1100 1001 0000	C90
-128	1000 0000 0000	800

#### 7.3.2 Serial Interface

The TMP100 and TMP101 devices operate only as slave devices on the SMBus, Two-Wire, and  $I^2C$  interface-compatible bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The TMP100 and TMP101 devices support the transmission protocol for fast (up to 400 kHz) and high-speed (up to 2 MHz) modes. All data bytes are transmitted MSB first.

#### 7.3.2.1 Bus Overview

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a HIGH to LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge Bit. During data transfer SDA must remain stable while SCL is HIGH, as any change in SDA while SCL is HIGH will be interpreted as a control signal.

Once all data has been transferred, the master generates a STOP condition indicated by pulling SDA from LOW to HIGH, while SCL is HIGH.

#### 7.3.2.2 Serial Bus Address

To program the TMP100 and TMP101 devices, the master must first address slave devices through a slave address byte. The slave address byte consists of 7 address bits, and a direction bit indicating the intent of executing a read or write operation.

The TMP100 device features two address pins to allow up to eight devices to be addressed on a single I<sup>2</sup>C interface. Table 2 describes the pin logic levels used to properly connect up to eight devices. *Float* indicates the pin is left unconnected. The state of pins ADD0 and ADD1 is sampled on the first I<sup>2</sup>C bus communication and should be set before any activity on the interface.



Table 2. Address Pins and Slave Addresses for the TMP100

ADD1	ADD0	SLAVE ADDRESS
0	0	1001000
0	Float	1001001
0	1	1001010
1	0	1001100
1	Float	1001101
1	1	1001110
Float	0	1001011
Float	1	1001111

The TMP101 device features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. Pin logic levels are described in Table 3. The address pins of the TMP100 and TMP101 devices are read after reset or in response to an I<sup>2</sup>C address acquire request. Following reading, the state of the address pins is latched to minimize power dissipation associated with detection.

Table 3. Address Pins and Slave Addresses for the TMP101

ADD0	SLAVE ADDRESS
0	1001000
Float	1001001
1	1001010

#### 7.3.2.3 Writing/Reading to the TMP100 and TMP101

Accessing a particular register on the TMP100 and TMP101 devices is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the I<sup>2</sup>C slave address byte with the R/W bit LOW. Every write operation to the TMP100 and TMP101 devices requires a value for the Pointer Register (see Figure 7).

When reading from the TMP100 and TMP101 devices, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer Register. This is accomplished by issuing an I<sup>2</sup>C slave address byte with the R/W bit LOW, followed by the Pointer Register Byte. No additional data is required. The master can then generate a START condition and send the I<sup>2</sup>C slave address byte with the R/W bit HIGH to initiate the read command. See Figure 8 for details of this sequence. If repeated reads from the same register are desired, it is not necessary to continually send the Pointer Register bytes, as the TMP100 and TMP101 devices will remember the Pointer Register value until it is changed by the next write operation.

#### 7.3.2.4 Slave Mode Operations

The TMP100 and TMP101 devices can operate as a slave receiver or slave transmitter.

#### 7.3.2.4.1 Slave Receiver Mode

The first byte transmitted by the master is the slave address, with the  $R/\overline{W}$  bit LOW. The TMP100 or TMP101 devices then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP100 or TMP101 devices then acknowledges reception of the Pointer Register byte. The next byte or bytes are written to the register addressed by the Pointer Register. The TMP100 and TMP101 devices will acknowledge reception of each data byte. The master may terminate data transfer by generating a START or STOP condition.



#### 7.3.2.4.2 Slave Transmitter Mode

The first byte is transmitted by the master and is the slave address, with the  $R/\overline{W}$  bit HIGH. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master may terminate data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition.

#### 7.3.2.5 SMBus Alert Function

The TMP101 device supports the SMBus Alert function. When the TMP101 device is operating in Interrupt Mode (TM = 1), the ALERT pin of the TMP101 device may be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus. If the ALERT pin of the TMP101 device is active, the TMP101 device will acknowledge the SMBus Alert command and respond by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte will indicate if the temperature exceeding  $T_{HIGH}$  or falling below  $T_{LOW}$  caused the ALERT condition. For POL = 0, this bit will be LOW if the temperature is greater than or equal to THIGH. This bit will be HIGH if the temperature is less than TLOW. The polarity of this bit will be inverted if POL = 1. See Figure 9 for details of this sequence.

If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus alert command will determine which device will clear its ALERT status. If the TMP101 device wins the arbitration, its ALERT pin will become inactive at the completion of the SMBus Alert command. If the TMP101 loses the arbitration, its ALERT pin will remain active.

The TMP100 device will also respond to the SMBus ALERT command if its TM bit is set to 1. Because it does not have an ALERT pin, it must periodically poll the device by issuing an SMBus Alert command. If the TMP100 device has generated an ALERT, it will acknowledge the SMBus Alert command and return its slave address in the next byte.

#### 7.3.2.6 General Call

The TMP100 and TMP101 devices respond to the I<sup>2</sup>C General Call address (0000000) if the eighth bit is 0. The device will acknowledge the General Call address and respond to commands in the second byte. If the second byte is 00000100, the TMP100 and TMP101 devices will latch the status of their address pins, but will not reset. If the second byte is 00000110, the TMP100 and TMP101 devices will latch the status of their address pins and reset their internal registers

#### 7.3.2.7 High-Speed Mode

In order for the I<sup>2</sup>C bus to operate at frequencies above 400 kHz, the master device must issue an Hs-mode master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation. The TMP100 and TMP101 devices will not acknowledge this byte as required by the I<sup>2</sup>C specification, but will switch their input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to 2 MHz. After the Hs-mode master code has been issued, the master will transmit an I<sup>2</sup>C slave address to initiate a data transfer operation. The bus will continue to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP100 and TMP101 devices will switch the input and output filter back to fast-mode operation.

#### 7.3.2.8 POR (Power-On Reset)

The TMP100 and TMP101 devices both have on-chip power-on reset circuits that reset the device to default settings when the device is powered on. This circuit activates when the power supply is less than 0.3 V for more than 100 ms. If the TMP100 and TMP101 devices are powered down by removing supply voltage from the device, but the supply voltage is not assured to be less than 0.3 V, TI recommends issuing a General Call reset command on the I<sup>2</sup>C interface bus to ensure that the TMP100 and TMP101 devices are completely reset.

### 7.3.3 Timing Diagrams

The TMP100 and TMP101 devices are Two-Wire, SMBUs, and  $I^2C$  interface-compatible. Figure 6 to Figure 9 describe the various operations on the TMP100 and TMP101. The following list provides bus definitions. Parameters for Figure 6 are defined in the *Timing Requirements*.

Copyright © 2002–2015, Texas Instruments Incorporated



Bus Idle: Both SDA and SCL lines remain HIGH.

**Start Data Transfer:** A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition. Each data transfer is initiated with a START condition.

**Stop Data Transfer:** A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

**Data Transfer:** The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge on the last byte that has been transmitted by the slave.




Figure 6. I<sup>2</sup>C Timing Diagram




Figure 7. I<sup>2</sup>C Timing Diagram for Write Word Format






Figure 8. I<sup>2</sup>C Timing Diagram for Read Word Format




Figure 9. Timing Diagram for SMBus ALERT

#### 7.4 Device Functional Modes

## 7.4.1 Shutdown Mode (SD)

The Shutdown Mode of the TMP100 and TMP101 devices lets the user save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to less than 1 µA. For the TMP100 and TMP101 devices, Shutdown Mode is enabled when the SD bit is 1. The device will shut down once the current conversion is completed. For SD equal to 0, the device will maintain continuous conversion.



### **Device Functional Modes (continued)**

#### 7.4.2 OS/ALERT (OS)

The TMP100 and TMP101 devices feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing 1 to the OS/ALERT bit will start a single temperature conversion. The device will return to the shutdown state at the completion of the single conversion. This is useful to reduce power consumption in the TMP100 and TMP101 devices when continuous monitoring of temperature is not required.

Reading the OS/ALERT bit will provide information about the Comparator Mode status. The state of the POL bit will invert the polarity of data returned from the OS/ALERT bit. For POL = 0, the OS/ALERT will read as 1 until the temperature equals or exceeds  $T_{HIGH}$  for the programmed number of consecutive faults, causing the OS/ALERT bit to read as 0. The OS/ALERT bit will continue to read as 0 until the temperature falls below  $T_{LOW}$  for the programmed number of consecutive faults when it will again read as 1. The status of the TM bit does not affect the status of the OS/ALERT bit.

#### 7.4.3 Thermostat Mode (TM)

The Thermostat Mode bit of the TMP101 device indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see the *High and Low Limit Registers* section.

#### 7.4.3.1 Comparator Mode (TM = 0)

In Comparator mode (TM = 0), the ALERT pin is activated when the temperature equals or exceeds the value in the  $T_{(HIGH)}$  register and it remains active until the temperature falls below the value in the  $T_{(LOW)}$  register. For more information on the comparator mode, see the High and Low Limit Registers section.

### 7.4.3.2 Interrupt Mode (TM = 1)

In Interrupt mode (TM = 1), the ALERT pin is activated when the temperature exceeds  $T_{(HIGH)}$  or goes below  $T_{(LOW)}$  registers. The ALERT pin is cleared when the host controller reads the temperature register. For more information on the interrupt mode, see the *High and Low Limit Registers* section.

#### 7.5 Programming




Figure 10. Internal Register Structure of the TMP100 and TMP101

Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated



## **Programming (continued)**

#### 7.5.1 Pointer Register

Figure 10 shows the internal register structure of the TMP100 and TMP101 devices. The 8-bit Pointer Register of the TMP100 and TMP101 devices is used to address a given data register. The Pointer Register uses the two LSBs to identify which of the data registers should respond to a read or write command. Table 4 identifies the bits of the Pointer Register byte. Table 5 describes the pointer address of the registers available in the TMP100 and TMP101 devices. Power-up reset value of P1/P0 is 00.

### 7.5.1.1 Pointer Register Byte (pointer = N/A) [reset = 00h]

#### **Table 4. Pointer Register Byte**

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Register Bits	

### 7.5.1.2 Pointer Addresses of the TMP100 and TMP101 Registers

Table 5. Pointer Addresses of the TMP100 and TMP101 Registers

P1	P0	Туре	REGISTER
0	0	R only, default	Temperature Register
0	1	R/W	Configuration Register
1	0	R/W	T <sub>LOW</sub> Register
1	1	R/W	T <sub>HIGH</sub> Register

#### 7.5.2 Temperature Register

The Temperature Register of the TMP100 or TMP101 devices is a 12-bit, read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are described in and . The first 12 bits are used to indicate temperature, with all remaining bits equal to zero. Data format for temperature is summarized in Table 1. Following power up or reset, the Temperature Register will read 0°C until the first conversion is complete.

Table 6. Byte 1 of Temperature Register

D7	D6	D5	D4	D3	D2	D1	D0
T11	T10	Т9	T8	T7	T6	T5	T4

### Table 7. Byte 2 of Temperature Register

D7	D6	D5	D4	D3	D2	D1	D0
Т3	T2	T1	T0	0	0	0	0

#### 7.5.3 Configuration Register

The Configuration Register is an 8-bit read and write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format of the Configuration Register for the TMP100 and TMP101 devices is shown in Table 8, followed by a breakdown of the register bits. The power-up/reset value of the Configuration Register is all bits equal to 0. The OS/ALERT bit will read as 1 after power-up or reset value.

**Table 8. Configuration Register Format** 

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	OS/ALERT	R1	R0	F1	F0	POL	TM	SD

Copyright © 2002–2015, Texas Instruments Incorporated



#### 7.5.3.1 Shutdown Mode (SD)

The Shutdown Mode of the TMP100 and TMP101 devices allows the user to save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to less than 1  $\mu$ A. For the TMP100 and TMP101 devices, Shutdown Mode is enabled when the SD bit is 1. The device will shut down once the current conversion is completed. For SD equal to 0, the device will maintain continuous conversion.

#### 7.5.3.2 Thermostat Mode (TM)

The Thermostat Mode bit of the TMP101 device indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see *High and Low Limit Registers*.

#### 7.5.3.3 Polarity (POL)

The Polarity Bit of the TMP101 device lets the user adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low. When POL bit is set to 1, the ALERT pin becomes active high and the state of the ALERT pin is inverted. The operation of the ALERT pin in various modes is illustrated in Figure 11.




Figure 11. Output Transfer Function Diagrams

## 7.5.3.4 Fault Queue (F1/F0)

A fault condition occurs when the measured temperature exceeds the user-defined limits set in the  $T_{\text{HIGH}}$  and  $T_{\text{LOW}}$  Registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the Fault Queue. The Fault Queue is provided to prevent a false alert due to environmental noise. The Fault Queue requires consecutive fault measurements in order to trigger the alert function. If the temperature falls below  $T_{\text{LOW}}$ , before reaching the number of programmed consecutive faults limit, the count is reset to 0. Table 9 defines the number of measured faults that may be programmed to trigger an alert condition in the device.

Submit Documentation Feedback

Copyright © 2002–2015, Texas Instruments Incorporated



Table 9. Fault Settings of the TMP100 and TMP101

F1	F0	CONSECUTIVE FAULTS
0	0	1
0	1	2
1	0	4
1	1	6

### 7.5.3.5 Converter Resolution (R1/R0)

The Converter Resolution Bits control the resolution of the internal analog-to-digital (ADC) converter. This allows the user to maximize efficiency by programming for higher resolution or faster conversion time. Table 10 identifies the Resolution Bits and the relationship between resolution and conversion time.

Table 10. Resolution of the TMP100 and TMP101

R1	R0	RESOLUTION	CONVERSION TIME (typical)
0	0	9 bits (0.5°C)	40 ms
0	1	10 bits (0.25°C)	80 ms
1	0	11 bits (0.125°C)	160 ms
1	1	12 bits (0.0625°C)	320 ms

#### 7.5.3.6 OS/ALERT (OS)

The TMP100 and TMP101 devices feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing 1 to the OS/ALERT bit will start a single temperature conversion. The device will return to the shutdown state at the completion of the single conversion. This is useful to reduce power consumption in the TMP100 and TMP101 when continuous monitoring of temperature is not required.

Reading the OS/ALERT bit will provide information about the Comparator Mode status. The state of the POL bit will invert the polarity of data returned from the OS/ALERT bit. For POL = 0, the OS/ALERT will read as 1 until the temperature equals or exceeds  $T_{HIGH}$  for the programmed number of consecutive faults, causing the OS/ALERT bit to read as 0. The OS/ALERT bit will continue to read as 0 until the temperature falls below  $T_{LOW}$  for the programmed number of consecutive faults when it will again read as 1. The status of the TM bit does not affect the status of the OS/ALERT bit.

#### 7.5.4 High and Low Limit Registers

In Comparator Mode (TM = 0), the ALERT pin of the TMP101 becomes active when the temperature equals or exceeds the value in  $T_{HIGH}$  and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin will remain active until the temperature falls below the indicated  $T_{LOW}$  value for the same number of faults.

In Interrupt Mode (TM = 1) the ALERT Pin becomes active when the temperature equals or exceeds  $T_{HIGH}$  for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs or the device successfully responds to the SMBus Alert Response Address. The ALERT pin will also be cleared if the device is placed in Shutdown Mode. Once the ALERT pin is cleared, it will only become active again by the temperature falling below TLOW. When the temperature falls below  $T_{LOW}$ , the ALERT pin will become active and remain active until cleared by a read operation of any register or a successful response to the SMBus Alert Response Address. Once the ALERT pin is cleared, the above cycle will repeat with the ALERT pin becoming active when the temperature equals or exceeds  $T_{HIGH}$ . The ALERT pin can also be cleared by resetting the device with the General Call Reset command. This will also clear the state of the internal registers in the device returning the device to Comparator Mode (TM = 0).

Both operational modes are represented in Figure 11. Table 11, Table 12, Table 13, and Table 14 describe the format for the  $T_{HIGH}$  and  $T_{LOW}$  registers. Power-up Reset values for  $T_{HIGH}$  and  $T_{LOW}$  are:  $T_{HIGH} = 80^{\circ}$ C and  $T_{LOW} = 75^{\circ}$ C. The format of the data for  $T_{HIGH}$  and  $T_{LOW}$  is the same as for the Temperature Register.



## Table 11. Bytes 1 of T<sub>HIGH</sub> Register

D7	D6	D5	D4	D3	D2	D1	D0
H11	H10	H9	H8	H7	H6	H5	H4

## Table 12. Byte 2 of T<sub>HIGH</sub> Register

D7	D6	D5	D4	D3	D2	D1	D0
H3	H2	H1	H0	0	0	0	0

## Table 13. Bytes 1 of T<sub>LOW</sub> Register

D7	D6	D5	D4	D3	D2	D1	D0
L11	L10	L9	L8	L7	L6	L5	L4

## Table 14. Byte 2 of T<sub>LOW</sub> Register

D7	D6	D5	D4	D3	D2	D1	D0
L3	L2	L1	LO	0	0	0	0

All 12 bits for the Temperature,  $T_{HIGH}$ , and  $T_{LOW}$  registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in  $T_{HIGH}$  and  $T_{LOW}$  can affect the ALERT output even if the converter is configured for 9-bit resolution.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TMP100 and TMP101 devices are used to measure the PCB temperature of the board location where the devices are mounted. The TMP100 features two address pins to allow up to eight devices to be addressed on a single I<sup>2</sup>C interface. The TMP101 device features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. The TMP100 and TMP101 devices require no external components for operation except for pullup resistors on SCL, SDA, and ALERT (TMP101 device), although a 0.1-µF bypass capacitor is recommended.

The sensing device of the TMP100 and TMP101 devices is the chip itself. Thermal paths run through the package leads as well as the plastic package. The die flag of the lead frame is connected to GND. The lower thermal resistance of metal causes the leads to provide the primary thermal path. The GND pin of the TMP100 or TMP101 device is directly connected to the metal lead frame, and is the best choice for thermal input.

## 8.2 Typical Application




Figure 12. Typical Connections of the TMP100

Figure 13. Typical Connections of the TMP101

#### 8.2.1 Design Requirements

TMP100 and TMP101 devices require pullup resistors on the SCL, SDA, and ALERT (TMP101 device) pins. The recommended value for the pullup resistor is 5-k $\Omega$ . In some applications, the pullup resistor can be lower or higher than 5-k $\Omega$  but must not exceed 3 mA of current on SCL and SDA pins, must not exceed 4 mA on ALERT (TMP101) pin. A 0.1- $\mu$ F bypass capacitor is recommended, as shown in Figure 12 and Figure 13. The SCL, SDA, and ALERT lines can be pulled up to a supply that is equal to or higher than V<sub>S</sub> through the pullup resistors. For TMP100, to configure one of eight different addresses on the bus, connect ADD0 and ADD1 to either GND pin, V+ pin or Float. Float indicates the pin is left unconnected. For the TMP101 device, to configure one of three different addresses on the bus, connect ADD0 to either GND pin, V+ pin or Float.

#### 8.2.2 Detailed Design Procedure

The TMP100 and TMP101 devices should be placed in close proximity to the heat source that must be monitored, with a proper layout for good thermal coupling. This placement ensures that temperature changes are captured within the shortest possible time interval. To maintain accuracy in applications that require air or surface temperature measurement, care should be taken to isolate the package and leads from ambient air temperature. A thermally conductive adhesive is helpful in achieving accurate surface temperature measurement.



## **Typical Application (continued)**

#### 8.2.3 Application Curve

Figure 14 shows the step response of the TMP100 and TMP101 devices to a submersion in an oil bath of 100°C from room temperature (27°C). The time-constant, or the time for the output to reach 63% of the input step, is 0.9 s. The time-constant result depends on the printed-circuit-board (PCB) that the TMP100 and TMP101 devices are mounted. For this test, the TMP100 and TMP101 devices were soldered to a two-layer PCB that measured 0.375 inch × 0.437 inch.




Figure 14. Temperature Step Response



## 9 Power Supply Recommendations

The TMP100 and TMP101 devices operate with power supply in the range of 2.7 V to 5.5 V. A power-supply bypass capacitor is required for stability; place this capacitor as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.01 µF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

## 10 Layout

### 10.1 Layout Guidelines

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.01  $\mu$ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies. Pull up the open-drain output pins SDA , SCL and ALERT (TMP101) through 5-  $k\Omega$  pullup resistors.

## 10.2 Layout Example




Figure 15. TMP100 Layout Example



## **Layout Example (continued)**




Figure 16. TMP101 Layout Example



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 15. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TMP100	Click here	Click here	Click here	Click here	Click here
TMP101	Click here	Click here	Click here	Click here	Click here

#### 11.2 Trademarks

SMBus, Two-Wire are trademarks of NXP Semiconductors. All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2002–2015, Texas Instruments Incorporated





14-Aug-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_		•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TMP100NA/250	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		T100	Samples
TMP100NA/250G4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		T100	Samples
TMP100NA/3K	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T100	Samples
TMP100NA/3KG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T100	Samples
TMP101NA/250	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T101	Samples
TMP101NA/250G4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T101	Samples
TMP101NA/3K	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T101	Samples
TMP101NA/3KG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	T101	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

14-Aug-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TMP100, TMP101:

Automotive: TMP101-Q1

● Enhanced Product: TMP100-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Sep-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TI	MP100NA/250	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
Т	MP100NA/3K	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Sep-2014




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TMP100NA/250	SOT-23	DBV	6	250	180.0	180.0	18.0	
TMP100NA/3K	SOT-23	DBV	6	3000	180.0	180.0	18.0	

# DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity